Κατέβασμα παρουσίασης
Η παρουσίαση φορτώνεται. Παρακαλείστε να περιμένετε
ΔημοσίευσεΓαпїЅα Βενιζέλος Τροποποιήθηκε πριν 9 χρόνια
1
7/15/2015HY220: Ιάκωβος Μαυροειδής1 HY220 Assignments
2
7/15/2015HY220: Ιάκωβος Μαυροειδής2 Assign 1 CL1CL2 7ns 6.7ns 0.1 ns 0.7 ns5 ns T c-q = 0.2ns, T setup = 0.1ns, T jitter = 0.1ns, Clock period = ??
3
7/15/2015HY220: Ιάκωβος Μαυροειδής3 Assign 1 : Solution CL1CL2 7ns 6.7ns 0.1 ns 0.7 ns5 ns T c-q = 0.2ns, T setup = 0.1ns, T jitter = 0.1ns, T >= T c-q + T CL + T setup - δ + 2 T jitter T 1 >= 0.2 + 7 + 0.1 + 0.1 + 2 * 0.1 = 7.6 ns T 2 >= 0.2 + 6.7 + 0.1 + 0.7 + 2 * 0.1 = 7.9 ns T >= 7.9ns
4
7/15/2015HY220: Ιάκωβος Μαυροειδής4 Assign 2 Bus Specifications Synchronous Bus Split Transactions between masters Read : Cmd to Data delay = 2 clock cycles Write : Cmd + Data at the same cycle Masters on Bus Master1 : 1 read / 5clock cycles. Master2 : writes in full throughput. Find maximum throughput of Master 2 when we have. 1.Daisy Chain arbiter 2.Centralized Round Robin Arbiter. Serves concurrent requests from 2 Masters in RR fashion.
5
7/15/2015HY220: Ιάκωβος Μαυροειδής5 Assign 2 : Solution RD1 RDT1 WDT1 WR1 WDT2 WR2 WDT3 WR3 RD2 RDT2 WDT4 WR4 WDT5 WR5 WDT6 WR6 Daisy Chain CMD DATA 3 write / 5 cc = 0.6 writes / cc
6
7/15/2015HY220: Ιάκωβος Μαυροειδής6 Assign 2 : Solution Centralized RR 8 write / 12 cc = 0.66 writes / cc RD1 RDT1 WDT1 WR1 WDT2 WR2 WDT3 WR3 RD2 RDT2 WDT5 WR5 WDT6 WR6 WDT7 WR7 CMD DATA WDT4 WR4 RD3 WR8 WDT8 Master1 Master2 Master1 Master2 Master1 Serves in RR fashion
Παρόμοιες παρουσιάσεις
© 2024 SlidePlayer.gr Inc.
All rights reserved.